library verilog;
use verilog.vl_types.all;
entity cnt50_021 is
    port(
        D_021           : out    vl_logic;
        CLK_021         : in     vl_logic;
        C_021           : out    vl_logic;
        E_021           : out    vl_logic
    );
end cnt50_021;
